国模无码人体一区二区_自慰系列无码专区_国产成人AV综合色_精品一区二区无码免费

Product Descriptions

The Stratix? II GX family of devices is Altera’s third generation of FPGAs to combine high-speed serial transceivers with a scalable, high-performance logic array. Stratix II GX devices include 4 to 20 high-speed transceiver channels, each incorporating clock and data recovery unit (CRU) technology and embedded SERDES capability at data rates of up to 6.375 gigabits per second (Gbps). The transceivers are grouped into four-channel transceiver blocks and are designed for low power consumption and small die size. The Stratix II GX FPGA technology is built upon the Stratix II architecture and offers a 1.2-V logic array with unmatched performance, flexibility, and time-to-market capabilities. This scalable, high-performance architecture makes Stratix II GX devices ideal for high-speed backplane interface, chip-to-chip, and communications protocol-bridging applications.

Product Features

■ Main device features:

● TriMatrix memory consisting of three RAM block sizes to implement true dual-port memory and first-in first-out (FIFO) 

buffers with performance up to 550 MHz

● Up to 16 global clock networks with up to 32 regional clock networks per device region

● High-speed DSP blocks provide dedicated implementation of multipliers (at up to 450 MHz), multiply-accumulate functions, and finite impulse response (FIR) filters

● Up to four enhanced PLLs per device provide spread spectrum, programmable bandwidth, clock switch-over, real-time PLL reconfiguration, and advanced multiplication and phase shifting

● Support for numerous single-ended and differential I/O standards

● High-speed source-synchronous differential I/O support on up to 71 channels

● Support for source-synchronous bus standards, including SPI-4 Phase 2 (POS-PHY Level 4), SFI-4.1, XSBI, UTOPIA IV, NPSI, and CSIX-L1

● Support for high-speed external memory, including quad data rate (QDR and QDRII) SRAM, double data rate (DDR and 

DDR2) SDRAM, and single data rate (SDR) SDRAM

● Support for multiple intellectual property megafunctions from Altera? MegaCore? functions and Altera Megafunction Partners Program (AMPPSM) megafunctions

● Support for design security using configuration bitstream encryption

● Support for remote configuration updates

Specifications

Actual product photos

Product Data Book：

For more product information, please download the PDF

Payment&Transportation

Official Certificate&Certificate

Multiple product supply

Company office environment

Warehouse Real Shot

Standard packaging

We also provide ：