国模无码人体一区二区_自慰系列无码专区_国产成人AV综合色_精品一区二区无码免费

Product Descriptions

The 74LVT574; 74LVTH574 is a high-performance product designed for VCC operation at  3.3 V.

This device is an 8-bit, edge triggered register coupled to eight 3-state output buffers. The two sections of the device are controlled independently by the clock (pin CP) and output enable (pin OE) control gates. The state of each Dn input (one setup time before the LOW-to-HIGH clock transition) is transferred to the corresponding flip-flops Qn output.

The 3-state output buffers are designed to drive heavily loaded 3-state buses, MOS memories, or MOS microprocessors.

The active LOW output enable (pin OE) controls all eight 3-state buffers independent of the clock operation.

When pin OE is LOW, the stored data appears at the outputs. When pin OE is HIGH, the outputs are in the high-impedance OFF-state, which 

means they will neither drive nor load the bus.

Product Features

■ Inputs and outputs arranged for easy interfacing to microprocessors

■ 3-state outputs for bus interfacing

■ Common output enable control

■ TTL input and output switching levels

■ Input and output interface capability to systems at 5 V supply

■ Bus hold data inputs eliminate need for external pull-up resistors to hold unused inputs

■ Live insertion and extraction permitted

■ No bus current loading when output is tied to 5 V bus

■ Power-up reset

■ Power-up 3-state

■ Latch-up protection 

■ JESD78 class II exceeds 500 mA

■ ESD protection:

■ HBM JESD22-A114E exceeds 2000 V

■ MM JESD22-A115-A exceeds 200 V

■ Specified from ?40 ?C to +85 ?C

Specifications

Actual product photos

Product Data Book：

For more product information, please download the PDF

Payment&Transportation

Official Certificate&Certificate

Multiple product supply

Company office environment

Warehouse Real Shot

Standard packaging

We also provide ：