国模无码人体一区二区_自慰系列无码专区_国产成人AV综合色_精品一区二区无码免费

Product Descriptions

■ 32-Bit Parallel Architecture 

—Load/Store Architecture 

—Sixteen 32-Bit Global Registers 

—Sixteen 32-Bit Local Registers

—1.28 Gbyte Internal Bandwidth (80 MHz)

—On-Chip Register Cache

■ Processor Core Clock 

—80960HA is 1x Bus Clock 

—80960HD is 2x Bus Clock 

—80960HT is 3x Bus Clock 

■ Binary Compatible with Other 80960 Processors

■ Issue Up To 150 Million Instructions per Second 

■ High-Performance On-Chip Storage

—16 Kbyte Four-Way Set-Associative Instruction Cache 

—8 Kbyte Four-Way Set-Associative Data Cache 

—2 Kbyte General Purpose RAM 

—Separate 128-Bit Internal Paths For Instructions/Data 

■ 3.3 V Supply Voltage

—5 V Tolerant Inputs

—TTL Compatible Outputs 

■ Guarded Memory Unit 

—Provides Memory Protection 

—User/Supervisor Read/Write/Execute 

■ 32-Bit Demultiplexed Burst Bus

—Per-Byte Parity Generation/Checking 

—Address Pipelining Option 

—Fully Programmable Wait State Generator 

—Supports 8-, 16- or 32-Bit Bus Widths 

—160 Mbyte/s External Bandwidth (40 MHz) 

■ High-Speed Interrupt Controller 

—Up to 240 External Interrupts

—31 Fully Programmable Priorities 

—Separate, Non-maskable Interrupt Pin 

■ Dual On-Chip 32-Bit Timers 

—Auto Reload Capability and One-Shot 

—CLKIN Prescaling, ÷1, 2, 4 or 8 

—JTAG Support - IEEE 1149.1 Compliant

Actual product photos

Product Data Manual：

For more product information, please download the PDF

Payment&Transportation

Official Certificate&Certificate

Multiple product supply

Company office environment

Warehouse Real Shot

Standard packaging

We also provide ：